

# BURST EDO DRAM

# 1 MEG x 16

## FEATURES

- Burst order, interleave or linear, programmed by executing WCBR cycle after initialization
- Single power supply: +3.3V  $\pm$ 5%
- All inputs and outputs are LVTTTL compatible with 5V input/output tolerance
- Industry-standard x16 pinout and packages
- High-performance CMOS silicon-gate process
- Refresh: CAS-BEFORE-RAS (CBR) or RAS ONLY
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- Four-cycle Extended Data-Out (EDO) burst accesses

## OPTIONS

- Timing
 

52ns access; 15ns cycle	-52
60ns access; 16.6ns cycle	-60
70ns access; 20ns cycle	-70
- Packages
 

Plastic TSOP (400 mil)	TG
Plastic SOJ (400 mil)	DJ
- Refresh
 

Standard (1,024 cycles at 16ms)	None
---------------------------------	------
- Part Number Example: MT4LC1M16H5TG-52

## MARKING


## GENERAL DESCRIPTION

The MT4LC1M16H5 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at RAS time and 10 bits (A0-A9) at CAS time.


The MT4LC1M16H5 is a burst access DRAM in which all READ and WORD WRITE access cycles occur in bursts of four. The bursts wrap around on a 4-byte boundary. This means that the two least significant bits of the CAS (CASL and CASH) address are modified internally to produce each address of the burst sequence. The burst type, interleave or linear, is determined by executing a WCBR cycle (CBR cycle with WE LOW) with address A0 set to either HIGH or LOW. A0 LOW will program the device to execute linear bursts, A0 HIGH will program the bursts to be interleave. For future compatibility it is strongly recommended that the information (0010 000x<sub>p</sub>) where x=A0 is supplied on addresses A7-A0 during the WCBR

## PIN ASSIGNMENT (Top View)

### 44/50-Pin TSOP (BB-1)



### 42-Pin SOJ (BA-3)



cycle. The WCBR cycle must be followed by a RAS-ONLY or CBR REFRESH cycle to exit this programming mode.

RASHIGH and CASHIGH (CASL and CASH) terminates burst operations in the selected row, resets the burst counter, closes that row and decreases chip current to a reduced standby level. The chip is precharged for the next access during the RAS HIGH time.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Notes: 7, 8, 9, 10, 15 ) ( $V_{CC} = +3.3V \pm 5\%$ )

AC CHARACTERISTICS		-52		-60		-70			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from $\overline{CAS}$	$t_{AA}$		25		28.2		35	ns	12
Column-address setup time	$t_{ASC}$	1.5		1.5		1.5		ns	
Row-address setup time	$t_{ASR}$	1.5		1.5		1.5		ns	
Burst terminate hold time	$t_{BTH}$	3		3		3		ns	
Output disable from burst terminate	$t_{BTHZ}$	7	13	7	13	7	13	ns	13, 16
Access time from $\overline{CAS}$	$t_{CAC}$		10		11		15	ns	
Column-address hold time	$t_{CAH}$	8.5		8.5		8.5		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	5	10,000	5	10,000	5	10,000	ns	
$\overline{CAS}$ and $\overline{CASH}$ coincident HIGH time	$t_{CCH}$	5		5		5		ns	18
$\overline{CAS}$ hold time (CBR or WCBR)	$t_{CHR}$	15		15		15		ns	6
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	3		3		3		ns	13
Data Hold time from $\overline{CAS}$ LOW	$t_{COH}$	3		3		3		ns	
$\overline{CAS}$ precharge time	$t_{CP}$	5		5		5		ns	
$\overline{CAS}$ precharge time (CBR or WCBR)	$t_{CPN}$	10		10		10		ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	10		10		10		ns	
$\overline{CAS}$ LOW to $\overline{RAS}$ HIGH (WRITE only)	$t_{CRW}$	15		16.6		20		ns	
Skew between $\overline{CAS}$ and $\overline{CASH}$ (WRITE only)	$t_{CSK}$		2		2		2	ns	19
$\overline{CAS}$ setup time (CBR or WCBR)	$t_{CSR}$	10		10		10		ns	6
Data-in hold time	$t_{DH}$	5		5		5		ns	
Data-in setup time	$t_{DS}$	0		0		0		ns	22
Output Disable	$t_{OD}$	4	10	4	10	4	15	ns	13
Output Enable access time	$t_{OEA}$		10		12		15	ns	
Output Enable hold (only near $\overline{CAS}$ )	$t_{OEH}$	5		5		5		ns	
$\overline{OE}$ to output in Low-Z	$t_{OELZ}$	3		3		3		ns	13
$\overline{OE}$ HIGH pulse width	$t_{OEP}$	10		10		10		ns	
Output Enable setup (only near $\overline{CAS}$ )	$t_{OES}$	3		3		3		ns	
Output buffer turn-off delay	$t_{OFF}$	4	10	4	10	4	15	ns	13
Burst EDO cycle time	$t_{PC}$	15		16.6		20			
Access time from $\overline{RAS}$	$t_{RAC}$		52		60		70	ns	
Row-address hold time	$t_{RAH}$	8.5		8.5		8.5		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	52	125,000	60	125,000	70	125,000	ns	
Random Read or Write cycle time	$t_{RC}$	90		110		130			
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD1}$	20		20		20		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD2}$	40		45		55		ns	
Read command hold time	$t_{RCH}$	5		5		5		ns	
Read command setup time	$t_{RCS}$	3		4		5		ns	
Refresh period (1,024 cycles)	$t_{REF}$		16		16		16	ms	
$\overline{RAS}$ precharge time	$t_{RP}$	30		40		50		ns	
$\overline{RAS}$ to $\overline{CAS}$ precharge time	$t_{RPC}$	5		5		5		ns	
$\overline{RAS}$ hold time	$t_{RSH}$	0		0		0		ns	
Transition time (rise or fall)	$t_T$	1.5	50	1.5	50	1.5	50	ns	
Burst Terminate pulse width	$t_{TP}$	6		6		8		ns	14
Write command hold time	$t_{WCH}$	5		5		5		ns	
$\overline{WE}$ command setup time	$t_{WCS}$	3		4		5		ns	
Output Disable from $\overline{WE}$ LOW	$t_{WHZ}$	4	10	4	10	4	15	ns	13, 16
$\overline{WE}$ hold time (CBR or WCBR)	$t_{WRH}$	10		10		10		ns	
$\overline{WE}$ setup time (CBR or WCBR)	$t_{WRP}$	10		10		10		ns	